Memory Module Specifications



KF556S40IB-32

32GB 4G x 64-Bit DDR5-5600 CL40 262-Pin SODIMM



SPECIFICATIONS

CL(IDD)	40 cycles		
Row Cycle Time (tRCmin)	48ns(min.)		
Refresh to Active/Refresh Command Time (tRFCmin)	295ns(min.)		
Row Active Time (tRASmin)	28.56ns(min.)		
UL Rating	94 V - 0		
Operating Temperature	0° C to +85° C		
Storage Temperature	-55° C to +100° C		

DESCRIPTION

Kingston FURY KF556S40IB-32 is a 4G x 64-bit (32GB) DDR5-5600 CL40 SDRAM (Synchronous DRAM) 2Rx8, memory module, based on sixteen 2G x 8-bit FBGA components per module. Each module has been tested to run at DDR5-5600 at a low latency timing of 40-40-40 at 1.1V. Additional timing parameters are shown in the Plug-N-Play (PnP) Timing Parameters section below. Each 262-pin DIMM uses gold contact fingers. The JEDEC standard electrical and mechanical specifications are as follows:

Note: The PnP feature offers a range of speed and timing options to support the widest variety of processors and chipsets. Your maximum speed will be determined by your BIOS.

FACTORY TIMING PARAMETERS

• Default (Plug N Play): DDR5-5600 CL40-40-40 @ 1.1V

FEATURES


- Power Supply: VDD = 1.1V Typical
- VDDQ = 1.1V Typical
- VPP = 1.8V Typical
- VDDSPD = 1.8V to 2.0V
- On-Die ECC
- Height 1.18" (30mm)


Continued >>




MODULE DIMENSIONS







All measurements are in millimeters. (Tolerances on all dimensions are ±0.15 unless otherwise specified)



The product images shown are for illustration purposes only and may not be an exact representation of the product. Kingston reserves the right to change any information at anytime without notice.

FOR MORE INFORMATION, GO TO KINGSTON.COM

All Kingston products are tested to meet our published specifications. Some motherboards or system configurations may not operate at the published Kingston FURY memory speeds and timing settings. Kingston does not recommend that any user attempt to run their computers faster than the published speed. Overclocking or modifying your system timing may result in damage to computer components.



Revision No.	History	Release Date	Remark	Editor	Approved
Α	Initial Release	01/05/23		Kirk F.	Tuan H.
В	Removed all XMP info (pg1)	01/18/23		Kirk F.	Tuan H.
С	Changed to correction images	05/23/24		David Y.	Alex S.

^{*}Products and specifications discussed herein are for evaluation and reference purposes only and are subject to change without notice. All information discussed herein is provided on an "as is" basis, without warranties of any kind.

Rev. C